


# Z8AD UMA(14")

## Intel Brasewll Platform Block Diagram

### BOM


EM@ : EMMc  
 HD@ : HDD  
 GS@ : G-sensor  
 TPM@ : TPM  
 TSI@ : TOUCH SCREEN I2C  
 SP@ : Special





[www.schematic-x.blogspot.com](http://www.schematic-x.blogspot.com)

+1.35VSUS [3,9,11,27]  
+3V\_S5 [3,5,9,12,14,15,16,22,26]


PLACE THE RESISTORS AS CLOSE AS POSSIBLE TO SOC(BSW)  
ROUTE THEM AS SINGLE SHEDD LINES



ROUTE ALL VREF POWER SIGNALS AS THICK TRACES  
PLACE TWO 4.7K RESISTORS CLOSE TO CPU PINS ON M\_VREF  
ROUTE THE VREF POWER SIGNALS WITH THICK TRACES




PLACE 0.1UF CAP CLOSE TO CPU




Channel 0	Channel 1	SOC Supported Memory Operation Speed
1333 MHz	X	1066 MHz
1600 MHz	X	1600 MHz
1333 MHz	1333 MHz	1066 MHz
1600 MHz	1600 MHz	1600 MHz

Channel 0 need to  
be populated first for the platform to power on




PLACE THE RESISTORS AS CLOSE AS POSSIBLE TO SOC(BSW)  
ROUTE THEM AS SINGLE ENDED LINES




ROUTE ALL VREF POWER SIGNALS AS THICK TRACES

PLACE TWO 4.7K RESISTORS CLOSE TO CPU PINS ON M\_VREF  
ROUTE THE VREF POWER SIGNALS WITH THICK TRACES



PLACE 0.1uF CAP CLOSE TO CPU



U23B		
BB7	DDR3_M1_MA_0	DDR3_M1_DQ_0
BC12	DDR3_M1_MA_1	DDR3_M1_DQ_1
B16	DDR3_M1_MA_2	DDR3_M1_DQ_2
BH7	DDR3_M1_MA_3	DDR3_M1_DQ_3
BD12	DDR3_M1_MA_4	DDR3_M1_DQ_4
B16	DDR3_M1_MA_5	DDR3_M1_DQ_5
BB8	DDR3_M1_MA_6	DDR3_M1_DQ_6
BB8	DDR3_M1_MA_7	DDR3_M1_DQ_7
BD10	DDR3_M1_MA_8	DDR3_M1_DQ_8
B25	DDR3_M1_MA_9	DDR3_M1_DQ_9
B16	DDR3_M1_MA_10	DDR3_M1_DQ_10
BB8	DDR3_M1_MA_11	DDR3_M1_DQ_11
B16	DDR3_M1_MA_12	DDR3_M1_DQ_12
BF10	DDR3_M1_MA_13	DDR3_M1_DQ_13
BD7	DDR3_M1_MA_14	DDR3_M1_DQ_14
B25	DDR3_M1_MA_15	DDR3_M1_DQ_15
AP2	DDR3_M1_DM_0	DDR3_M1_DQ_16
AP10	DDR3_M1_DM_1	DDR3_M1_DQ_17
BA10	DDR3_M1_DM_2	DDR3_M1_DQ_18
BG13	DDR3_M1_DM_3	DDR3_M1_DQ_19
AY18	DDR3_M1_DM_4	DDR3_M1_DQ_20
BD22	DDR3_M1_DM_5	DDR3_M1_DQ_21
BH24	DDR3_M1_DM_6	DDR3_M1_DQ_22
BA14	DDR3_M1_DM_7	DDR3_M1_DQ_23
B25	DDR3_M1_RASB	DDR3_M1_DQ_24
BH10	DDR3_M1_CASB	DDR3_M1_DQ_25
B16	DDR3_M1_WEB	DDR3_M1_DQ_26
AY18	DDR3_M1_BS_0	DDR3_M1_DQ_27
BF2	DDR3_M1_BS_1	DDR3_M1_DQ_28
AY18	DDR3_M1_BS_2	DDR3_M1_DQ_29
AY18	DDR3_M1_CSB_0	DDR3_M1_DQ_30
AU16	DDR3_M1_CSB_1	DDR3_M1_DQ_31
BB10	DDR3_M1_CKE_0	DDR3_M1_DQ_32
AY18	DDR3_M1_CKE_1	DDR3_M1_DQ_33
AV18	DDR3_M1_ODT_0	DDR3_M1_DQ_34
BA16	DDR3_M1_ODT_1	DDR3_M1_DQ_35
BD14	DDR3_M1_CK_0	DDR3_M1_DQ_36
BF16	DDR3_M1_CKB_0	DDR3_M1_DQ_37
BD16	DDR3_M1_CK_1	DDR3_M1_DQ_38
BF16	DDR3_M1_CKB_1	DDR3_M1_DQ_39
BA12	DDR3_M1_DRAMRSTB	DDR3_M1_DQ_40
AT26	DDR3_M1_OCAVREF	DDR3_M1_DQ_41
AU26	DDR3_M1_ODOVREF	DDR3_M1_DQ_42
AT24	RSVD_AT24	DDR3_M1_DQ_43
AU24	RSVD_AU24	DDR3_M1_DQ_44
AV26	SOC_VCCA_PWROK	DDR3_M1_DQ_45
BA26	DRAM_RCOMP1	DDR3_M1_DQ_46
		DDR3_M1_DQ_47
		DDR3_M1_DQ_48
		DDR3_M1_DQ_49
		DDR3_M1_DQ_50
		DDR3_M1_DQ_51
		DDR3_M1_DQ_52
		DDR3_M1_DQ_53
		DDR3_M1_DQ_54
		DDR3_M1_DQ_55
		DDR3_M1_DQ_56
		DDR3_M1_DQ_57
		DDR3_M1_DQ_58
		DDR3_M1_DQ_59
		DDR3_M1_DQ_60
		DDR3_M1_DQ_61
		DDR3_M1_DQ_62
		DDR3_M1_DQ_63
		DDR3_M1_DQSP_0
		DDR3_M1_DQSN_0
		DDR3_M1_DQSP_1
		DDR3_M1_DQSN_1
		DDR3_M1_DQSP_2
		DDR3_M1_DQSN_2
		DDR3_M1_DQSP_3
		DDR3_M1_DQSN_3
		DDR3_M1_DQSP_4
		DDR3_M1_DQSN_4
		DDR3_M1_DQSP_5
		DDR3_M1_DQSN_5
		DDR3_M1_DQSP_6
		DDR3_M1_DQSN_6
		DDR3_M1_DQSP_7
		DDR3_M1_DQSN_7


2 OF 12


VLV\_M\_D/BGA  
REV = 1.15





**Quanta Computer Inc.**  
**PROJECT : z8AD**

Size	Document Number	Rev
	Valley 2/9 (DDR8)	3A
Date:	Wednesday, April 08, 2015	Sheet 3 of 32






















+VCC\_CORE [28]  
+VGG [29]  
+3V [4,7,9,11,12,13,14,15,16,18,19,21,22,25,27,28,29,30]  
+1.05V\_S5 [6,26,28,29]  
+1.15V [26]

3/16 change 0 ohm by acer














# LAN/Card reader (LAN)
















## USB 3.0 Connector




## **USB 2.0 Connector**




 <b>Quanta Computer Inc.</b> <b>PROJECT : Z8AD</b>	
Size	Document Number <b>USB / eMMC CONN</b> Date: Wednesday, April 08, 2015
	Sheet 17 of 32 Rev 1A

[13,16,25,30] +5V 

[illegible]

**PIN1, PIN4, PIN3, PIN6 are ANALOG**



DNO01542000  
mic-a-m-qtzea01hf-2p-top

U26  
1  
2

INT\_AMIC\_SMD

INT\_AMIC\_VREF0

R563 10K 4

C415 \*22p/50V\_4

ADO\_GND

FB1/FB2(SLEEVE/RING2) should choose DC resistance (Rdc) < 30m-ohm to get the best audio performance for HP crosstalk

40mils

RIN32 L17 80pohm\_100MHz

SLEEVE R L14 80pohm\_100MHz

40mils

HPR1 L15 SHORT\_6 HPR-1 R304 82\_4

HPR1 L16 SHORT\_6 HPR-1 R307 82\_4

R305 R306 1K\_4 1K\_4

C300 2200P/50V\_4

C301 2200P/50V\_4

ADOGND

SLEEVE R HP1 SYS HP\_38W

RIN32 HP1 SYS

C304 100P/50V\_4

C294 100P/50V\_4

ADOGND

ADOGND

CN22 313301-1

C302 4.7U8\_3V\_6 HPR-1

R308 4.7K\_4

R303 4.7K\_4 HPR-1

C299 4.7U8\_3V\_6

HPR1 SYS D18 1 2 VPORT 0402 151 MV05

HP1 SYS D19 1 2 VPORT 0402 151 MV05

ADOGND


SLEEVE R D17 1 2 5V/30V/0.23p\_4


RING2 R D24 1 2 5V/30V/0.23p\_4

change from AGND to GND for ESD issue.

The diagram shows a circuit with a red triangle labeled ADOGND on the left and a ground symbol on the right. A horizontal wire connects them, passing through a resistor labeled R311. To the right of the resistor, the wire is labeled \*SHORT 6, indicating a short circuit to ground.


NGFF WiFi & BT (NGF)






**Quanta Computer Inc.**  
**PROJECT : Z8AD**

Size	Document Number	Rev
	<b>USB HUB -1</b>	1A
Date	Wednesday, April 08, 2015	Sheet 19 of 32




eMMC

Vendor	P/N
SAMSUNG 64G	AKE3TZ-0500
Samsung 32G	AKE3SZ-T500
HYNIX 64G	AKE3TG-TW00
HYNIX 32G	AKE3SZ-TW00




G-sensor(ACS)




HALL IC (HSR)


2nd source : AL008251000 -- YBT  
3rd source : AL009132001  
4th source : AL009249000




SD/MMC CARD READER (DRD)




Share Pin	
SP1	SD_D1
SP2	SD_D0=MS_D1
SP3	SD_CLK=MS_D0
SP4	SD_CMD=MS_D2
SP5	SD_D3=MS_D3
SP6	SD_D2=MS_CLK
SP7	SD_WP=MS_BS
SP8	SD_CD#
SP9	MS_INS#



G Sensor INT







**Quanta Computer Inc.**  
**PROJECT : Z8AD**

Size	Document Number	Rev
	<b>eMMC/G-sensor/HALL/CR</b>	<b>1A</b>
Date:	Wednesday, April 08, 2015	Sheet 21 of 32

EC(KBC)





For test only




Reset SW (FSW)

SPI NOR FLASH




SM BUS ARRANGEMENT TABLE	
SM Bus 1	Battery
SM Bus 2	PCH/VGA
SM Bus 3	
SM Bus 4	

SM BUS PU(KBC)



HWP(KBC)



**Quanta Computer Inc.**

**PROJECT : Z8AD**


**KBC IT8987**

Size	Document Number	Rev
		3A


Date: Wednesday, April 08, 2015 Sheet 22 of 32

2nd source: AKE5GFNOQ00


HOLE6  
\*H-C315D118P2




HOLE8  
\*H-C315D118P2




HOLE9  
\*H-C315D118P2




HOLE17  
\*H-C315D118P2




HOLE11  
\*H-C315D118P2




HOLE10  
\*h-o138x91d138x91n




HOLE14  
\*h-o138x91d138x91n




HOLE19  
MBZRT001010




HOLE21  
\*H-TC197BC65D65P2




HOLE22  
MBZ8A001010




HOLE20  
MBZ8A001010



HOLE12  
\*h-c91d91n





HOLE18  
\*H-E315X276D118P2



HOLE16  
\*H-C315D118P2



\*H-C276D118P2  
HOLE7




Quanta Computer Inc.

PROJECT : Z8AD

Size	Document Number	Rev
	Thermal / Hole	1A
Date:	Wednesday, April 08, 2015	Sheet 23 of 32

2DC2003-002111F  
dcjk-2dc2003-000111-3p-v



	SRP/SRN	
	4-Cells	Others
bq24707A	0/0	10/7.5
bq24737	10/7.5	10/7.5


REGN MAX voltage 6.5V  
 $V_{ILIM} = 20 * (VSRP - VSRN) = 20 * I_{chg} * R_{sr}$   
 = 0.793V for 3.965A current limit


Pin10 ILIM=0.793V  
Rsr = 0.01ohm







Rating 4.4A  
Peak : 5.4A  
TDC : 4.05A













# Bay Trail-M S4/S5 to S0 (Power Up) Sequence


24



Model	Version	CHANGE LIST
Z8AD	B	<p>1205</p> <p>page 6: change GPIO_8237 not connect to SOC_KCB_SMI not &amp; add B429</p> <p>page 12: change U13 pin04 connect to GND &amp; D4 PCIEBSTR not</p> <p>page 14: add Q24 &amp; R22</p> <p>page 19: D4 PCIEBSTR not &amp; change C214 connect +VFCU &amp; EMAC_WLANPWRM &amp; Q25 pin2 connect +3V_Mail_VDD</p> <p>page 20: D4 PCIEBSTR not</p> <p>page 21: add MAINEN not &amp; P2236</p> <p>1209</p> <p>page 6: add R261 connect to GND &amp; R265, PMU_WDT_BURGLAR not</p> <p>page 14: add Q24 for Touch screen &amp; U13 circuit for Intel WIFI card</p> <p>page 19: add WDT_BURGLAR not &amp; R264</p> <p>page 20: add XLP_239 not &amp; P2237 &amp; P2238 AMASINEN not</p> <p>106</p> <p>page 6: Move SOC_KCB_SMI to SATA_OP(pins A02)</p> <p>page 14: add R261</p> <p>page 15: add R265, R262, C264, R266</p> <p>page 16: D4 Q25, R279</p> <p>page 21: D4 Q29 &amp; add Q25, R292, R293, R296</p> <p>108</p> <p>page 3: D4 R215</p> <p>page 14: D4 R261</p> <p>page 6: D4 B469, B468 &amp; add C265, C266</p> <p>page 21: D4 R262</p>
	C	<p>1205</p> <p>page 6: add board ID 0 &amp; B000, B001</p> <p>page 22: add B002, R298 &amp; R299 AD4 R109</p> <p>30</p> <p>page 5: add OSD circuit OSD_PRESENT connect to SATA_LEDW (134D A13) &amp; Add SSD ID at pin AP7 (SATA_OP) Add B010, B011</p> <p>page 22: add R013</p> <p>page 16: add B012, C093 ACOD_PRESENT not, SSD ID not</p> <p>page 22: add B014</p> <p>page 6: D4 R265 &amp; Add TP 24</p> <p>page 14: D4 U27, R265, R262, C263</p> <p>page 19: D4 R264 &amp; Add TP 47</p> <p>page 15: Add B015, R016, R017, C094, C095, C096</p> <p>page 16: Add B015, R016, R017, C094, C095, C096, C097, C098, C099</p> <p>page 19: Add B012, B013, C094, C095</p>

DOC NO.	PROJECT MODEL :	APPROVED BY:	DATE:
	PART NUMBER:	DRAWING BY:	REVISION:


**Quanta Computer Inc.**  
 PROJECT : Z8AD


 Change list  
 Project: Z8AD